engineering sample samples qualification cpu processor prozessor information mhz pictures core frequency chip packaging info ic x86 museum collection amd cyrix harris ibm idt iit intel motorola nec sgs sgs-thomson siemens ST signetics mhs ti texas instruments ulsi hp umc weitek zilog 4004 4040 8008 808x 8085 8088 8086 80188 80186 80286 286 80386 386 i386 Am386 386sx 386dx 486 i486 586 486sx 486dx overdrive 80187 80287 387 487 pentium 586 5x86 386dlc 386slc 486dx2 mmx ppro pentium-pro pro athlon duron z80 sparc alpha dec dirk oppelt
home
Intel P III Xeon
  Intel Pentium III Xeon 80525KY500512, Engineering Sample
  Intel Pentium III Xeon 550/100/512
  Intel Pentium III Xeon 80525KY5001M, Engineering Sample
  Intel Pentium III Xeon 600/133/256
  Intel Pentium III Xeon 667/133/256
  Intel Pentium III Xeon 80526KZ800256, Engineering Sample
» Intel overview
» all 686 chips
 
The Intel Pentium III Xeon Processor
The Pentium III Xeon was introduced in March 1999. Early versions (Code named Tanner) where built in .25 micron technology and featured a 100MHz front side bus, 512KB to 2MB L2 off-die cache sizes and multiprocessor support for up to 8 CPUs. In October 1999 Intel introduced the 2nd generation PIII Xeon Cascades, using the same core as the .18 micron Pentium III Coppermine processor. As a result the Cascades has its 256KB on-die L2 cache running at full clock speed and all the other Coppermine features like Advanced Transfer Cache, Advanced System Buffering, support for 133 MHz front speed bus, SSE (Streaming SIMD Extensions), etc.
 
However, the introduction of Cascades had some severe drawbacks: The small 256KB L2 cache took back the Xeon's performance advance over the standard Pentium III and the 133MHz bus protocol did not support more than 2 CPUs in a system. In May 2000 Intel finally released a "large cache" version with up to 2MB (on-die) L2 cache and 100MHz front side bus, again supporting multiprocessing with up to 8 CPUs.
 
References:  Intel Technical Documents  Pictures and Info at geek.com
Intel Pentium III Xeon 80525KY500512, Engineering Sample
Intel Pentium III Xeon 80525KY500512, Engineering Sample Top Side Pentium III Xeon
Intel Confidential Q882ES
48429874-0150 A4
i(m)(c)'97 80525KY500512
Intel Pentium III Xeon 80525KY500512, Engineering Sample Top Side
This is an Engineering Sample of a Pentium III Xeon 500MHz in a Pentium II Xeon cartridge. It was manufactured in October 1998, almost half a year before its official introduction in March 1999.
 
Early versions (Code named Tanner) where built in .25 micron technology and featured a 100MHz front side bus, 512KB to 2MB L2 off-die cache sizes and multiprocessor support for up to 8 CPUs.
 
 
add comment
Core Frequency:500 MHz
Board Frequency:100 MHz
Clock Multiplier:5.0
Data bus (ext.):64 Bit
Address bus:36 Bit
Transistors:9,500,000
Circuit Size:0.25
Voltage:2.0 V
Introduced:March 17, 1999
Manufactured:week 42/1998
L1 Cache:16+16 KB
L2 Cache:512 KB
CPU Code:Tanner
Intel S-Spec: Q882ES
Package Type:Plastic
SECC
Socket: Slot 2
top of page
Intel Pentium III Xeon 550/100/512
Intel Pentium III Xeon 550/100/512 Top Side Pentium III Xeon
550/100/512 S2
Y0080081-0027 IRELAND
i(m)(c)'98 SL3AJ
Intel Pentium III Xeon 550/100/512 Top Side
The commercial version of the above chip, a Xeon Tanner with 512 KB off-die cache.
 
add comment
Core Frequency:550 MHz
Board Frequency:100 MHz
Clock Multiplier:5.5
Data bus (ext.):64 Bit
Address bus:36 Bit
Transistors:9,500,000
Circuit Size:0.25
Voltage:2.0 V
Introduced:August 23, 1999
Manufactured:week 08/2000
Made in:Ireland
L1 Cache:16+16 KB
L2 Cache:512 KB
CPU Code:Tanner
Intel S-Spec: SL3AJ
Package Type:Plastic
SECC
Socket: Slot 2
top of page
Intel Pentium III Xeon 80525KY5001M, Engineering Sample
Intel Pentium III Xeon 80525KY5001M, Engineering Sample Top Side Pentium III Xeon
Intel Confidential Q880ES
48519316-0037 A4
i(m)(c)'97 80525KY5001M
Intel Pentium III Xeon 80525KY5001M, Engineering Sample Top Side
This is an Engineering Sample of a Pentium III Xeon 500MHz in a Pentium II Xeon cartridge. It was manufactured in October 1998, almost half a year before its official introduction in March 1999.
 
Early versions (Code named Tanner) where built in .25 micron technology and featured a 100MHz front side bus, 512KB to 2MB L2 off-die cache sizes and multiprocessor support for up to 8 CPUs.
 
 
add comment
Core Frequency:500 MHz
Board Frequency:100 MHz
Clock Multiplier:5.0
Data bus (ext.):64 Bit
Address bus:36 Bit
Transistors:9,500,000
Circuit Size:0.25
Voltage:2.0 V
Introduced:March 17, 1999
Manufactured:week 51/1998
L1 Cache:16+16 KB
L2 Cache:1 MB
CPU Code:Tanner
Intel S-Spec: Q880ES
Package Type:Plastic
SECC
Socket: Slot 2
top of page
Intel Pentium III Xeon 600/133/256
Intel Pentium III Xeon 600/133/256 Top Side Pentium III Xeon
600/133/256 S2 5/12V
Y9490141-0113 IRELAND
i(m)(c)'98 SL3SS
Intel Pentium III Xeon 600/133/256 Top Side
Pentium II Xeon Cascades: With Coppermine's cache and trace sizes, but now limited to dual-processor configurations only.
 
In October 1999 Intel introduced the 2nd generation PIII Xeon Cascades, using the same core as the .18 micron Pentium III Coppermine processor. As a result the Cascades has its 256KB on-die L2 cache running at full clock speed and all the other Coppermine features like Advanced Transfer Cache, Advanced System Buffering, support for 133 MHz front speed bus, SSE (Streaming SIMD Extensions), etc.
However, the introduction of Cascades had some severe drawbacks: The small 256KB L2 cache took back the Xeon's performance advance over the standard Pentium III and the 133MHz bus protocol did not support more than 2 CPUs in a system. In May 2000 Intel finally introduced a "large cache" version with up to 2MB (on-die) L2 cache and 100MHz front side bus, again supporting multiprocessing with up to 8 CPUs.
 
Comment by VMUNIX (andres_leitner[at]yahoo.com.ar):
I don't understand what's the benefit of this Xeon processor over the regular PIII FCPGA, which also supports 2-way SMP. From time to time Intel does this kind of things.
 
add comment
Core Frequency:600 MHz
Board Frequency:133 MHz
Clock Multiplier:4.5
Data bus (ext.):64 Bit
Address bus:36 Bit
Transistors:28,000,000
Circuit Size:0.18
Voltage:5.0, 12.0 V
Introduced:October 25, 1999
Manufactured:week 49/1999
Made in:Ireland
L1 Cache:16+16 KB
L2 Cache:256 KB
CPU Code:Cascades
Intel S-Spec: SL3SS
Package Type:Plastic
SECC
Socket: Slot 2
top of page
Intel Pentium III Xeon 667/133/256
Intel Pentium III Xeon 667/133/256 Top Side Pentium III Xeon
667/133/256 S2 5/12V
Y9430105-0002 IRELAND
i(m)(c)'98 SL3ST
Intel Pentium III Xeon 667/133/256 Back Side
Intel Pentium III Xeon 667/133/256 Top Side Intel Pentium III Xeon 667/133/256 Back Side
add comment
Core Frequency:667 MHz
Board Frequency:133 MHz
Clock Multiplier:5.0
Data bus (ext.):64 Bit
Address bus:36 Bit
Transistors:28,000,000
Circuit Size:0.18
Voltage:5.0, 12.0 V
Introduced:October 25, 1999
Manufactured:week 43/1999
Made in:Ireland
L1 Cache:16+16 KB
L2 Cache:256 KB
CPU Code:Cascades
Intel S-Spec: SL3ST
Package Type:Plastic
SECC
Socket: Slot 2
top of page
Intel Pentium III Xeon 80526KZ800256, Engineering Sample
Intel Pentium III Xeon 80526KZ800256, Engineering Sample Top Side Pentium III Xeon
Intel Confidential QJ312ES
90058007-0070 MALAY
i(m)(c)'98 80526KZ800256
Intel Pentium III Xeon 80526KZ800256, Engineering Sample Top Side
This is an Engineering Sample of a Pentium III Xeon 800MHz, manufactured in May 2000. The 800MHz Xeon was officially introduced in January 2000.
 
 
add comment
Core Frequency:800 MHz
Board Frequency:133 MHz
Clock Multiplier:6.0
Data bus (ext.):64 Bit
Address bus:36 Bit
Transistors:28,000,000
Circuit Size:0.25
Voltage:2.8, 5, 12 V
Introduced:January 12, 2000
Manufactured:week 05/2000
Made in:Malaysia
L1 Cache:16+16 KB
L2 Cache:256 KB
CPU Code:Cascades
Intel S-Spec: QJ312ES
Package Type:Plastic
SECC
Socket: Slot 2
top of page