engineering sample samples qualification cpu processor prozessor information mhz pictures core frequency chip packaging info ic x86 museum collection amd cyrix harris ibm idt iit intel motorola nec sgs sgs-thomson siemens ST signetics mhs ti texas instruments ulsi hp umc weitek zilog 4004 4040 8008 808x 8085 8088 8086 80188 80186 80286 286 80386 386 i386 Am386 386sx 386dx 486 i486 586 486sx 486dx overdrive 80187 80287 387 487 pentium 586 5x86 386dlc 386slc 486dx2 mmx ppro pentium-pro pro athlon duron z80 sparc alpha dec dirk oppelt
home
Fujitsu SPARC
  Fujitsu SPARC MB86900
  Fujitsu SPARC MB86902
  Fujitsu SPARC MB86903-40
  Fujitsu SPARClite MB86831
  Fujitsu SPARC64-III/GP MBCS70301HE (HAL)
  Fujitsu SPARC64-GP SFCB81147C 450 MHz
  Fujitsu SPARC64-GP SFCB81147FP 560 MHz
» Fujitsu overview
» all SPARC chips
 
Fujitsu SPARC MB86900
Fujitsu SPARC MB86900 Top Side
F JAPAN
MB86900
8746 Q34
Fujitsu SPARC MB86900 Back Side
Donated by Sunopsis, the Sun Museum. Thanks a lot!  
The MB86900 (also known as SF9010) was the very first SPARC processor. It was implemented on a pair of 20,000-gate Fujitsu gate-array chips and was used to power the Sun 4/260 'Sunrise' server and the 4/110 'Cobra', the first SPARC desktop computer (1987).
 
The first two implementations of the SPARC architecture, Fujitsu MB86900 and Cypress/ROSS CY7C601, were designed using high-speed CMOS technology with processor clock speed in the range of 16.6 to 33 MHz. In a system with a reasonable size external cache, these processors execute integer operations at a rate of approximately 1.5 clock cycles per instruction, resulting in a sustained performance in the range of 10 to 20 MIPS. The MB86900 design uses a single 20,000-gate 1.3 µ CMOS gate array and operates at a cycle time of 60 ns. The CY7C601 is a full custom chip designed using a 0.8 µ CMOS process and operates at a cycle time of 30 ns.
 
add comment
Core Frequency:15 MHz
Board Frequency:15 MHz
Data bus (ext.):32 Bit
Address bus:32 Bit
Transistors:110,000
Circuit Size:1.30 µ
Voltage:5 V
Introduced:1986
Manufactured:week 46/1987
Made in:Japan
Package Type:Ceramic
PGA-256
top of page
Fujitsu SPARC MB86902
Fujitsu SPARC MB86902 Top Side
F JAPAN
MB86902
9104 S24
Fujitsu SPARC MB86902 Back Side
Donated by Desideriu, webmaster at cpu-museu.net. Thanks a lot!  
In June 1990 Fujitsu has announced a SPARC processor optimized for embedded control. The MB86902 is derived from the 86901, which is the processor used in the SPARCstation 1.
 
The 86902 is compatible with Fujitsu's 86920 MMU and Weitek's 3170 FPU. No integrated cache support is available, however. It is packaged in a 160-pin PQFP, and was available in 20- and 25-MHz versions.
 
The MB86902 was used in Sun SPARCstation IPC machines.
 
add comment
Core Frequency:25 MHz
Board Frequency:25 MHz
Data bus (ext.):32 Bit
Address bus:32 Bit
Introduced:1986
Manufactured:week 04/1991
Made in:Japan
Package Type:Plastic
PQFP-160
top of page
Fujitsu SPARC MB86903-40
Fujitsu SPARC MB86903-40 Top Side
F JAPAN
MB86903-40
9121 Q00
Fujitsu SPARC MB86903-40 Back Side
The MB86903 is Fujitsu's third-generation SPARC processor. It includes an on-chip floating-point unit and operates at 33 and 40 MHz. It provides an integer performance of 20 and 25 MIPS and a floating-point performance of 4 and 5 MFLOPS. The integer unit, based on Version 7 of the SPARC architecture, has a single-pulse clock input, 136 registers organized into eight windows, a 4-stage pipeline to handle data interlocks, and an optimized branch handler.
 
This processor is from my Sun SPARCstation IPX (4/50) 'Hobbes' from 1991.
 
add comment
Core Frequency:40 MHz
Data bus (ext.):32 Bit
Address bus:32 Bit
Introduced:1987
Manufactured:week 21/1991
Made in:Japan
Package Type:Ceramic
PGA-207
top of page
Fujitsu SPARClite MB86831
Fujitsu SPARClite MB86831 Top Side
FUJITSU JAPAN
SPARClite
MB86831
9842 E62
Fujitsu SPARClite MB86831 Back Side
The SPARClite family is a series of RISC processors with a workstation 32-bit SPARC architecture optimized for embedded applications. Due to its high performance, the SPARClite family is used mainly in image processors such as digital still cameras and laser beam printers.
 
References:  Data Sheet
 
add comment
Core Frequency:80 MHz
Board Frequency:40 MHz
Clock Multiplier:2.0
Data bus (ext.):32 Bit
Address bus:32 Bit
Circuit Size:0.35 µ
Voltage:3.3 V
Introduced:1996
Manufactured:week 42/1998
Made in:Japan
L1 Cache:4+2 KB
Package Type:Plastic
PQFP-176
top of page
The SPARC64 GP Processor
HAL SPARC64
HAL SPARC64
The HAL SPARC64-III or SPARC64-GP is a SPARC processor conforming to the 64-bit SPARC V9 architecture. When it was released in 1998 it delivered better overall performance than Sun's competing UltraSPARC II at comparable and even lower clock speeds. It has an out-of-order execution engine that can process 63 instructions at once, more than twice the number of instructions possible with the UltraSPARC processor's in-order core. It also has two floating point and two load-store units, delivering twice as many floating point results per cycle as UltraSPARC II. In addition, its instruction and data caches are four times larger and use a four-way set-associative organization, incurring lower miss rates than the caches in UltraSPARC II. Furthermore, the SPARC64-III uses separate buses for the L2 cache and system interfaces, providing greater sustainable memory bandwidth than the UltraSPARC II at comparable clock speeds. In addition, the SPARC64-III uses ECC or parity in TLB and cache arrays, making them more reliable and suitable in mission critical applications than the UltraSPARC II chips, which do not.
 
References:  SPARC64-III User's Guide  SPARC64-III Microprocessor Report
Fujitsu SPARC64-III/GP MBCS70301HE (HAL)
Fujitsu SPARC64-III/GP MBCS70301HE (HAL) Top Side
HAL 370-00029-08.02 MBCS70301HE 9947 E08
Fujitsu SPARC64-III/GP MBCS70301HE (HAL) Back Side
Fujitsu SPARC64-III/GP MBCS70301HE (HAL) Top Side
Fujitsu SPARC64-III/GP MBCS70301HE (HAL) Back Side
 
add comment
Core Frequency:330 MHz
Data bus (ext.):64 Bit
Address bus:64 Bit
Transistors:17,600,000
Circuit Size:0.25 µ
Core / I/O Voltage:2.5 / 3.3 V
Introduced:November 20, 1998
Manufactured:week 47/1999
L1 Cache:64+64 KB
L2 Cache:16 MB ext.
CPU Code:Stingray
Package Type:Ceramic
LGA-957
top of page
Fujitsu SPARC64-GP SFCB81147C 450 MHz
Fujitsu SPARC64-GP SFCB81147C 450 MHz Top Side
4604
SFCB81147C 0052 E82
Fujitsu SPARC64-GP SFCB81147C 450 MHz Top Side
Fujitsu SPARC64-GP SFCB81147C 450 MHz Back Side
Fujitsu Part-Nr. CA20337-B77X
 
References:  SPARC64 GP Technical Summary  PRIMEPOWER with SPARC64 GP 450 MHz announcement
 
add comment
Core Frequency:450 MHz
Data bus (ext.):64 Bit
Address bus:64 Bit
Transistors:30,000,000
Circuit Size:0.18 µ
Core / I/O Voltage:1.8 / 2.5 V
Introduced:2000
Manufactured:week 52/2000
L1 Cache:128+128 KB
L2 Cache:16 MB ext.
Package Type:Ceramic
BGA-1206
top of page
Fujitsu SPARC64-GP SFCB81147FP 560 MHz
Fujitsu SPARC64-GP SFCB81147FP 560 MHz Top Side
2482
SFCB81147FP 0106 E69
Fujitsu SPARC64-GP SFCB81147FP 560 MHz Top Side
Fujitsu SPARC64-GP SFCB81147FP 560 MHz Back Side
Fujitsu Part-Nr. CA20338-B90X
 
References:  SPARC64 GP Technical Summary
 
add comment
Core Frequency:560 MHz
Data bus (ext.):64 Bit
Address bus:64 Bit
Transistors:30,000,000
Circuit Size:0.18 µ
Core / I/O Voltage:1.8 / 2.5 V
Introduced:2000
Manufactured:week 06/2001
L1 Cache:128+128 KB
L2 Cache:16 MB ext.
Package Type:Ceramic
BGA-1206
top of page