engineering sample samples qualification cpu processor prozessor information mhz pictures core frequency chip packaging info ic x86 museum collection amd cyrix harris ibm idt iit intel motorola nec sgs sgs-thomson siemens ST signetics mhs ti texas instruments ulsi hp umc weitek zilog 4004 4040 8008 808x 8085 8088 8086 80188 80186 80286 286 80386 386 i386 Am386 386sx 386dx 486 i486 586 486sx 486dx overdrive 80187 80287 387 487 pentium 586 5x86 386dlc 386slc 486dx2 mmx ppro pentium-pro pro athlon duron z80 sparc alpha dec dirk oppelt
home
1988: DEC
  week 41, 1988: DEC PDP-11 J-11
» DEC overview
» all chips made in 1988
 
DEC PDP-11 J-11
DEC PDP-11 J-11 Top Side
D4-6901-5
DC335
21-1769-11
8802 1618A-3.5
1418673-00
digital
57-19400-08
8841
D4-6900-5
DC334
21-17677-01
8806 1790A

DEC PDP-11 J-11 Back Side
The J-11 is a multi-chip module consisting of 2 chips, both made by Harris Semiconductor:
 
The Control Chip (DC335) implements the microword access and sequencing functions of the J-11 chip set. Key features:
  • ROM/PLA control store (512 x 25 bit PLA terms, 768 ROM terms)
  • Chip set microsequencer
    • Next address logic
    • Microsubroutine stack
    • Interrupt logic
    • Abort logic
    • Initial decode PLA (Q logic)
  • External interface sequencer
  • Instruction prefetch logic


The Data Chip (DC334) implements the instruction execution and memory management data paths of the J-11 chip set. It shares the responsibility for the external interface and for instruction prefetching with the Control chip. The data chip operates under the control of microwords fetched from the Control chip(s). Its key features are:
  • Execution unit
    • PDP-11 architectural general registers (16 bit): dual register set, three stack pointers
    • Processor status word (PSW)
    • Microcode temporary registers (32 bit)
    • Full function arithmetic/logic unit (32 bit)
    • Single bit shifter
    • Byte swapper
    • Conditional branch logic
  • Memory management unit
    • PDP-11 memory management registers: kernel, supervisor, user; instruction and data spaces
    • Address translation logic (22 bit)
    • Protection logic
  • External interface sequencer
  • Instruction prefetch logic


References:  Data sheet
 
add comment
Core Frequency:4.5 MHz
Board Frequency:4.5 MHz
Data bus (ext.):32 Bit
Address bus:32 Bit
Transistors:120,000
Circuit Size:4.00
Introduced:1983
Manufactured:week 41/1988
Package Type:Ceramic
DIP-60
top of page