engineering sample samples qualification cpu processor prozessor information mhz pictures core frequency chip packaging info ic x86 museum collection amd cyrix harris ibm idt iit intel motorola nec sgs sgs-thomson siemens ST signetics mhs ti texas instruments ulsi hp umc weitek zilog 4004 4040 8008 808x 8085 8088 8086 80188 80186 80286 286 80386 386 i386 Am386 386sx 386dx 486 i486 586 486sx 486dx overdrive 80187 80287 387 487 pentium 586 5x86 386dlc 386slc 486dx2 mmx ppro pentium-pro pro athlon duron z80 sparc alpha dec dirk oppelt
Intergraph Clipper C4
  Intergraph Clipper C4
» Intergraph overview
» all Clipper chips
The Clipper C4 Processor
The Clipper architecture was originally developed at Fairchild Semiconductor in Oct. 1985, and began shipping in 1986. The architecture was acquired by Intergraph Corporation in 1987.
The C400 processor combined two key architectural techniques to achieve a new level of performance. The first - superscalar instruction dispatch - boosted performance by executing more than one operation at a time. The second technique - superpipelined operation - used high clock rates to boost performance. Since complex tasks such as floating-point multiplications could not be done in a single, short clock cycle, the C400 would break long operations into many short pieces called stages.
Many 2nd generation RISC processors used one or the other of these techniques, but only the C400 Clipper used both.
References: Usenet announcement
Intergraph Clipper C4
Intergraph Clipper C4 Top Side
(C) (M) 1991
CICD 100A1
9317 USA
Intergraph Clipper C4 Top Side
This CPU is from my Intergraph Series 2700 graphics workstation. The module shows the CPU with an FPU and a Cache and Memory Management Unit (CAMMU)
add comment
Data bus (ext.):64 Bit
Address bus:32 Bit
Manufactured:week 17/1993
Made in:USA
L1 Cache:128 ext. KB
CPU Code:Kryptonite
Package Type:Ceramic
top of page