 |
 |
|
Clipper information |
|
|
The Clipper architecture was originally developed at Fairchild Semiconductor in Oct. 1985,
and began shipping in 1986. The architecture was acquired by Intergraph Corporation in 1987.
Intergraph was a manufacturer of high-end graphics workstations.
The Clipper architecture is available in a family of implementations, ranging from CMOS to ECL implementations.
First and second generation parts included the C100 and C300. The C300 had improved floating point, higher clock
speeds, and was superpipelined. The C400, a third generation part, was introduced in September 1990. In 1993,
Intergraph dropped the planned 1994 introduction of the next-generation C5 project, an 8 pipeline affair,
in favor of a relationship with Sparc, and Windows NT.
The latest implementation of the Clipper architecture is the superscalar, superpipelined C400 or C4. It is
able to issue two instructions per clock, and has a four stage pipeline. Full 64 bit data paths are used between functional units.
|
|
|
| add/correct Clipper info |
|
|
|
